

FIG.




FIG. 2




FIG. 3






FIG. 4



Layered Data Transport Architecture

FIG. 5






FIG. 7







FIG. 9







MAC header format

EH PC/PM CIDa

CIDa CIDb

CIDb

CIDb

CIDb

CIDb

CHT

CIDC

## ATM header format

GFC 0 0 0 0	VPI		
VPI	VCI		
VCI			
VCI	PTI	CLP	

Mapping:

FIG. 13

MAC header	ATM header
EH/PC/PM	GFC (set to zero at the northbound interface between the ATM and MAC)
CIDa	VPI
CIDb	VCI
CPT	PTI
PDE	CLP
Length	N/A no need to map.




FIG. 15